CLAIM AMENDMENTS

- 1. (Currently Amended) A device, comprising:
- delay lock loop to provide an output signal based upon a phase difference between a reference signal and a feedback signal, said delay lock loop comprising a delay circuit for switching an activation of a capacitive delay using a switch.
- 2. (Original) The device of claim 1, wherein said device is a memory device.
- 3. (Original) The device of claim 2, wherein said memory device is at least one of a static random access memory (SRAM), a dynamic random access memory (DRAM), a double-data rate SDRAM (DDR SDRAM), a DDR I device, a DDR II device, a Rambus DRAM (RDRAM), and a FLASH memory.
- 4. (Currently Amended) The device of claim 1, wherein said delay lock loop further comprises:
 - a coarse delay unit to provide [[said]] <u>a</u> coarse delay upon at least one of said reference signal and a data output signal;
 - a fine delay unit to provide a fine [[tuned]] delay upon at least one of said reference signal and said data output signal;
 - a phase detector to [[recognize]] detect said phase difference; and

- a feedback delay unit operatively coupled to said coarse delay unit, said fine delay unit, and said phase detector, said feedback delay unit to provide a delay upon said output signal to generate said feedback signal.
- 5. (Original) The device of claim 4, wherein said fine delay unit comprises:
- a first inverter to invert an input signal;
- an N-channel transistor set comprising a first and a second N-channel transistor, wherein a source terminal of said first N-channel transistor is coupled to a source terminal of said second N-channel transistor and a drain terminal of said first N-channel transistor is coupled to a drain terminal of said second N-channel transistor;
- an P-channel transistor set comprising a first and a second P-channel transistor, wherein a source terminal of said first P-channel transistor is coupled to a source terminal of said second P-channel transistor and a drain terminal of said first P-channel transistor is coupled to a drain terminal of said second P-channel transistor; and a second inverter to provide a complementary control signal for said P-channel transistor set.
- 6. (Currently Amended) The device of claim 5, wherein activation of at least one of said P-channel and said N-channel transistor sets provides a switching on of [[a]] said capacitive delay upon said input [[delay]] signal to provide a delayed output signal.

- 7. (Currently Amended) The device of claim 5, wherein de-activation of at least one of said P-channel and said N-channel transistor sets provides a switching off of [[a]] said capacitive delay upon said input [[delay]] signal to provide an output signal with less delay.
- 8. (Original) The device of claim 5, further comprising a plurality of N-channel transistor sets and P-channel transistor sets to provide additional delays upon said input signal to provide a delayed output signal.
- 9. (Currently Amended) The device of claim [[1]] 4, wherein said output signal comprises said coarse delay and said fine delay.
 - 10. (Original) The device of claim 1, wherein said reference signal is a clock signal.
 - 11. 24 (Cancelled).
 - 25. (Currently Amended) A system board, comprising:
 - a first device comprising a memory location for storing data and a delay lock loop to provide an output signal based upon a phase difference between a reference signal and a feedback signal, said delay lock loop comprising a delay circuit for switching an activation of a capacitive delay using a switch; and

- a second device operatively coupled to said first device, said second device to access said data from said first device based upon an operation performed by said delay lock loop.
- 26. (Original) The system board described in claim 25, wherein said memory location is at least one of an SRAM, a DRAM, a DDR SDRAM, a DDR I device, a DDR II device, a RDRAM, and a FLASH memory.
 - 27. (Original) The system board of claim 25, wherein said system board is a motherboard of a computer system.
- 28. (Currently Amended) The system board of claim 25, wherein said delay lock loop further comprises:
 - a coarse delay unit to provide [[said]] a coarse delay upon at least one of said reference signal and a data output signal;
 - a fine delay unit to provide a fine tuned delay upon at least one of said reference signal and said data output signal;
 - a phase detector to [[recognize]] detect said phase difference; and
 - a feedback delay unit operatively coupled to said coarse delay unit, said fine delay unit, and said phase detector, said feedback delay unit to provide a delay upon said output signal to generate said feedback signal.

- 29. (Original) The system board of claim 28, wherein said fine delay unit comprises: a first inverter to invert an input signal;
- an N-channel transistor set comprising a first and a second N-channel transistor, wherein a source terminal of said first N-channel transistor is coupled to a source terminal of said second N-channel transistor and a drain terminal of said first N-channel transistor is coupled to a drain terminal of said second N-channel transistor;
- an P-channel transistor set comprising a first and a second P-channel transistor, wherein a source terminal of said first P-channel transistor is coupled to a source terminal of said second P-channel transistor and a drain terminal of said first P-channel transistor is coupled to a drain terminal of said second P-channel transistor; and a second inverter to provide a complementary control signal for said P-channel transistor

set.

- 30. (Currently Amended) The system board of claim 29, wherein activation of at least one of said P-channel and said N-channel transistor sets provides [[a]] <u>said</u> switching on of a capacitive delay upon said input [[delay]] <u>signal</u> to provide a delayed output signal.
- 31. (Currently Amended) The system board of claim 29, wherein de-activation of at least one of said P-channel and said N-channel transistor sets provides [[a]] said switching off of a capacitive delay upon said input [[delay]] signal to provide an output signal with less delay.

- 32. (Original) The system board of claim 29, further comprising a plurality of N-channel transistor sets and P-channel transistor sets to provide additional delays upon said input signal to provide a delayed output signal.
- 33. (Currently Amended) The system board of claim [[25]] 28, wherein said output signal comprises said coarse delay and said fine delay.
- 34. (Original) The device of claim 25, wherein said reference signal is a clock signal.
 - 35. (Currently Amended) A memory device, comprising:
 - delay lock loop to provide an output signal based upon a phase difference between a reference signal and a feedback signal, said delay lock loop comprising a delay circuit for switching an activation of a capacitive delay using a switch.
- 36. (Original) The memory device of claim 35, wherein said memory device is at least one of a static random access memory (SRAM), a dynamic random access memory (DRAM), a double-data rate SDRAM (DDR SDRAM), a DDR I device, a DDR II device, a Rambus DRAM (RDRAM), and a FLASH memory.

- 37. (Currently Amended) The memory device of claim 35, wherein said delay lock loop further comprises:
 - a coarse delay unit to provide [[said]] a coarse delay upon at least one of said reference signal and a data output signal;
 - a fine delay unit to provide a fine tuned delay upon at least one of said reference signal and said data output signal;
 - a phase detector to [[recognize]] detect said phase difference; and
 - a feedback delay unit operatively coupled to said coarse delay unit, said fine delay unit, and said phase detector, said feedback delay unit to provide a delay upon said output signal to generate said feedback signal.
- 38. (Original) The memory device of claim 37, wherein said fine delay unit comprises at least one delay block, said delay block to provide a delay upon at least one of said reference signal and said data output signal.
 - 39. (Original) The memory device of claim 38, wherein said delay block comprises: a first inverter to invert an input signal;
 - an N-channel transistor set comprising a first and a second N-channel transistor, wherein a source terminal of said first N-channel transistor is coupled to a source terminal of said second N-channel transistor and a drain terminal of said first N-channel transistor is coupled to a drain terminal of said second N-channel transistor;

- an P-channel transistor set comprising a first and a second P-channel transistor, wherein a source terminal of said first P-channel transistor is coupled to a source terminal of said second P-channel transistor and a drain terminal of said first P-channel transistor is coupled to a drain terminal of said second P-channel transistor; and a second inverter to provide a complementary control signal for said P-channel transistor set.
- 40. (Currently Amended) The memory device of claim 39, wherein activation of at least one of said P-channel and said N-channel transistor sets provides a switching on of [[a]] said capacitive delay upon said input [[delay]] signal to provide a delayed output signal.
- 41. (Currently Amended) The memory device of claim 39, wherein de-activation of at least one of said P-channel and said N-channel transistor sets provides a switching off of [[a]] said capacitive delay upon said input [[delay]] signal to provide an output signal with less delay.
- 42. (Original) The memory device of claim 39, further comprising a plurality of N-channel transistor sets and P-channel transistor sets to provide additional delays upon said input signal to provide a delayed output signal.
- 43. (Currently Amended) The memory device of claim [[35]] <u>37</u>, wherein said output signal comprises said coarse delay and said fine delay.

44. (Original) The device of claim 43, wherein said reference signal is a clock signal.

45. – 49. (Cancelled).